Toggle Main Menu Toggle Search

Open Access padlockePrints

Browsing publications by Dr Alex Bystrov.

Newcastle AuthorsTitleYearFull text
Yujin Zheng
Professor Alex Yakovlev
Dr Alex Bystrov
A Power-Gated 8-Transistor Physically Unclonable Function Accelerates Evaluation Speeds2023
Yujin Zheng
Dr Alex Bystrov
Professor Alex Yakovlev
A Rapid Reset 8-Transistor Physically Unclonable Function Utilising Power Gating2023
Dr Stanislavs Golubcovs
Dr Andrey Mokhov
Dr Alex Bystrov
Dr Danil Sokolov
Professor Alex Yakovlev
et al.
Generalised Asynchronous Arbiter2019
Konstantinos Goutsos
Dr Alex Bystrov
Lightweight PUF-based Continuous Authentication Protocol2019
Mohamed Abufalgha
Dr Alex Bystrov
Derivation of the reliability metric for digital circuits2017
Mohamed Abufalgha
Dr Alex Bystrov
Design-time reliability evaluation for digital circuits2017
Professor Said Boussakta
Dr Rajesh Tiwari
Yasir Al-Mathehaji
Dr Alex Bystrov
Location-dependent key management protocol for a WSN with a random selected cell reporter2015
Musa Al-Yaman
Dr Walid Al-Atabany
Dr Alex Bystrov
Professor Patrick Degenaar
FPGA design for dual-spectrum Visual Scene Preparation in Retinal Prosthesis2014
Nick Rutter
Professor Said Boussakta
Dr Alex Bystrov
Assessment of the One-Dimensional Generalized New Mersenne Number Transform for Security Systems2013
Musa Al-Yaman
Dr Arfan Ghani
Dr Alex Bystrov
Professor Patrick Degenaar
FPGA design of a pulse encoder for optoelectronic neural stimulation and recording arrays2013
Dr Alex Bystrov
Selected Articles from the IEEE LPonTR 2012 Workshop2013
James Docherty
Dr Alex Bystrov
Professor Alex Yakovlev
Simulation Testing of a Real-Time Heuristic Scheduler with Automotive Benchmarks2013
James Docherty
Dr Alex Bystrov
Professor Alex Yakovlev
Simulation testing of a real-time heuristic scheduler with automotive benchmarks2013
Dr Frank Burns
Dr Alex Bystrov
Dr Albert Koelmans
Professor Alex Yakovlev
Design and security evaluation of balanced 1-of-n circuits2012
Professor Alex Yakovlev
Dr Alex Bystrov
Error detection and correction of single event upset (SEU) tolerant latch2012
James Docherty
Dr Alex Bystrov
Professor Alex Yakovlev
Identification of Key Energy Harvesting Parameters through Monte Carlo Simulations2012
Chenxi Ni
Ziyad Al Tarawneh
Dr Gordon Russell
Dr Alex Bystrov
Modelling and analysis of manufacturing variability effects from process to architectural level2012
Dr Julian Murphy
Dr Frank Burns
Dr Alex Bystrov
Professor Alex Yakovlev
Dr Basel Halak
et al.
Self-Timed Physically Unclonable Functions2012
Chenxi Ni
Dr Gordon Russell
Dr Alex Bystrov
Statistical Delay Modelling of Manufacturing Process Variations at System Level2012
Abdullah Baz
Dr Delong Shang
Dr Fei Xia
Professor Alex Yakovlev
Dr Alex Bystrov
et al.
Improving the Robustness of Self-timed SRAM to Variable Vdds2011
Dr Frank Burns
Dr Alex Bystrov
Dr Albert Koelmans
Professor Alex Yakovlev
Security Evaluation of Balanced 1-of-n Circuits2011
Dr Alex Bystrov
On-line testing of bundled-data asynchronous handshake protocols2010
Dr Alex Bystrov
Selected Peer-Reviewed Articles from the LPonTR 2009 Workshop2010
Crescenco D'Alessandro
Dr Alex Bystrov
Professor Alex Yakovlev
Implementation of a phase-encoding signalling prototype chip2008
Professor David Kinniment
Dr Albert Koelmans
Dr Alex Bystrov
Dr Graeme Chester
Dr Gordon Russell
et al.
Message from General Chairs2008
Crescenco D'Alessandro
Dr Delong Shang
Dr Alex Bystrov
Professor Alex Yakovlev
Dr Oleg Maevsky
et al.
Phase-encoding for on-chip signalling2008
Dr Alex Bystrov
Selected Peer-Reviewed Articles from the LPonTR 2008 Workshop2008
Kelvin Gardiner
Professor Alex Yakovlev
Dr Alex Bystrov
A C-element latch scheme with increased transient fault tolerance for asynchronous circuits2007
Crescenco D'Alessandro
Dr Andrey Mokhov
Dr Alex Bystrov
Professor Alex Yakovlev
Delay/Phase Regeneration Circuit2007
Crescenco D'Alessandro
Dr Andrey Mokhov
Dr Alex Bystrov
Professor Alex Yakovlev
Delay/Phase regeneration circuits2007
Dr Danil Sokolov
Dr Alex Bystrov
Professor Alex Yakovlev
Direct mapping of low-latency asynchronous controllers from STGs2007
Crescenco D'Alessandro
Dr Alex Bystrov
Professor Alex Yakovlev
Improved phase-encoding signalling2007
Dr Delong Shang
Professor Alex Yakovlev
Dr Albert Koelmans
Dr Danil Sokolov
Dr Alex Bystrov
et al.
Registers for Phase Difference Based Logic2007
Dr Delong Shang
Dr Frank Burns
Dr Alex Bystrov
Dr Albert Koelmans
Dr Danil Sokolov
et al.
High-security asynchronous circuit implementation of AES2006
Dr Delong Shang
Professor Alex Yakovlev
Dr Frank Burns
Dr Fei Xia
Dr Alex Bystrov
et al.
Low-Cost Online Tesing of Asynchronous Handshakes2006
Crescenco D'Alessandro
Dr Delong Shang
Dr Alex Bystrov
Professor Alex Yakovlev
Dr Oleg Maevsky
et al.
Multiple-rail phase-encoding for NoC2006
Crescenco D'Alessandro
Dr Delong Shang
Dr Alex Bystrov
Professor Alex Yakovlev
Dr Oleg Maevsky
et al.
Multipl-rail phase-encoding for NoC2006
Deepali Koppad
Dr Danil Sokolov
Dr Alex Bystrov
Professor Alex Yakovlev
Online testing by protocol decomposition2006
Dr Danil Sokolov
Dr Julian Murphy
Dr Alex Bystrov
Professor Alex Yakovlev
Design and analysis of dual-rail circuits for security applications2005
Deepali Koppad
Dr Alex Bystrov
Professor Alex Yakovlev
Off-line testing of Asynchronous circuits2005
Deepali Koppad
Dr Alex Bystrov
Professor Alex Yakovlev
Off-line testing of asynchronous circuits2005
Dr Delong Shang
Dr Alex Bystrov
Professor Alex Yakovlev
Deepali Koppad
On-line testing of globally asynchronous circuits2005
Dr Alex Bystrov
Professor Alex Yakovlev
Power-balanced self checking circuits for cryptographic chips2005
Dr Julian Murphy
Dr Alex Bystrov
Professor Alex Yakovlev
Power-balanced self checking circuits for cryptographic chips2005
Crescenco D'Alessandro
Dr Delong Shang
Dr Alex Bystrov
Professor Alex Yakovlev
PSK Signalling on NoC Buses2005
Crescenco D'Alessandro
Dr Delong Shang
Dr Alex Bystrov
Professor Alex Yakovlev
PSK signalling on NoC buses2005
Crescenco D'Alessandro
Dr Delong Shang
Dr Alex Bystrov
Professor Alex Yakovlev
PSK signalling on NoC buses2005
Dr Alex Bystrov
Professor Alex Yakovlev
Self-Checking Circuits for Security Applications2005
Dr Delong Shang
Dr Frank Burns
Dr Alex Bystrov
Dr Albert Koelmans
Dr Danil Sokolov
et al.
A low and balanced power implementation of the AES security mechanism using self-timed circuits2004
Dr Delong Shang
Dr Frank Burns
Dr Alex Bystrov
Dr Albert Koelmans
Dr Danil Sokolov
et al.
A Low and Balanced Power Implementation of the AES Security Mechanism Using Self-Timed Circuits2004
Dr Delong Shang
Dr Frank Burns
Dr Alex Bystrov
Dr Albert Koelmans
Dr Danil Sokolov
et al.
A low and balanced power implementation of the AES security mechanism using self-timed circuits2004
Professor Alex Yakovlev
Rene Krenz
Dr Alex Bystrov
Design and analysis of a self-timed duplex communication system2004
Dr Julian Murphy
Dr Danil Sokolov
Dr Alex Bystrov
Experiments with adding security to synchronous netlists2004
Dr Danil Sokolov
Dr Alex Bystrov
Professor Alex Yakovlev
Improving the security of dual-rail circuits2004
Dr Danil Sokolov
Dr Julian Murphy
Dr Alex Bystrov
Professor Alex Yakovlev
Improving the security of dual-rail circuits2004
Dr Danil Sokolov
Dr Julian Murphy
Dr Alex Bystrov
Professor Alex Yakovlev
Improving the security of dual-rail circuits2004
Dr Alex Bystrov
Dr Danil Sokolov
Professor Alex Yakovlev
Dr Albert Koelmans
Balancing power signature in secure systems2003
Dr Alex Bystrov
Dr Danil Sokolov
Professor Alex Yakovlev
Low-latency control structures with slack2003
Dr Nikolai Starodoubtsev
Dr Alex Bystrov
Professor Alex Yakovlev
Monotonic circuits with complete acknowledgement2003
Professor David Kinniment
Dr Oleg Maevsky
Dr Alex Bystrov
Dr Gordon Russell
Professor Alex Yakovlev
et al.
On-chip structures for timing measurement and test2003
Dr Alex Bystrov
Dr Danil Sokolov
Professor Alex Yakovlev
OR-causality in low-latency asynchronous circuits2003
Dr Danil Sokolov
Dr Alex Bystrov
Professor Alex Yakovlev
STG optimisation in the direct mapping of asynchronous circuits2003
Dr Danil Sokolov
Dr Alex Bystrov
Professor Alex Yakovlev
STG optimisation in the direct mapping of asynchronous circuits2003
Agnes Madalinski
Dr Alex Bystrov
Dr Victor Khomenko
Professor Alex Yakovlev
Visualisation and resolution of encoding conflicts in asynchronous circuit design2003
Agnes Madalinski
Dr Alex Bystrov
Dr Victor Khomenko
Professor Alex Yakovlev
Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design2003
Dr Oleg Maevsky
Professor David Kinniment
Professor Alex Yakovlev
Dr Alex Bystrov
Analysis of the oscillation problem in tri-flops2002
Dr Oleg Maevsky
Professor David Kinniment
Professor Alex Yakovlev
Dr Alex Bystrov
Analysis of the oscillation problem in tri-flops2002
Dr Oleg Maevsky
Professor David Kinniment
Professor Alex Yakovlev
Dr Alex Bystrov
Analysis of the oscillation problem in tri-flops2002
Dr Alex Bystrov
Professor Alex Yakovlev
Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment2002
Dr Danil Sokolov
Dr Alex Bystrov
Professor Alex Yakovlev
Automated design of low-latency asynchronous circuits by direct mapping2002
Agnes Madalinski
Dr Alex Bystrov
Professor Alex Yakovlev
ICU: A tool for Identifying State Coding Conflicts using STG unfoldings2002
Agnes Madalinski
Dr Alex Bystrov
Professor Alex Yakovlev
ICU: A tool for Identifying State Coding Conflicts using STG unfoldings2002
Dr Alex Bystrov
Dr Danil Sokolov
Professor Alex Yakovlev
Low-latency control structures with slack2002
Professor David Kinniment
Dr Oleg Maevsky
Dr Alex Bystrov
Dr Gordon Russell
Professor Alex Yakovlev
et al.
On-chip structures for timing measurement and test2002
Professor David Kinniment
Dr Alex Bystrov
Professor Alex Yakovlev
Synchronization circuit performance2002
Dr Alex Bystrov
Professor Alex Yakovlev
Synthesis of Asynchronous Circuits with Predictable Latency2002
Dr Alex Bystrov
Professor Alex Yakovlev
Synthesis of Asynchronous Circuits with Predictable Latency2002
Mohd Abas
Dr Alex Bystrov
Professor David Kinniment
Dr Oleg Maevsky
Dr Gordon Russell
et al.
Time difference amplifier2002
Agnes Madalinski
Dr Alex Bystrov
Professor Alex Yakovlev
Visualisation of Coding Conflicts in Asynchronous Circuit Design2002
Dr Oleg Maevsky
Professor David Kinniment
Professor Alex Yakovlev
Dr Alex Bystrov
Analysis of the Oscillation Problem in Tri-Flops2001
Dr Alex Bystrov
Professor Alex Yakovlev
Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment2001
Professor David Kinniment
Dr Oleg Maevsky
Dr Alex Bystrov
Dr Gordon Russell
Professor Alex Yakovlev
et al.
On-Chip structures for Timing Measurement and Test2001
Dr Alex Bystrov
Professor Alex Yakovlev
Synthesis of Asynchronous Circuits with Predictable Latency2001
Dr Alex Bystrov
Professor Maciej Koutny
Professor Alex Yakovlev
Visualisation of Partial Order Models in VLSI Design Flow2001
Dr Fei Xia
Professor Alex Yakovlev
Dr Delong Shang
Dr Alex Bystrov
Dr Albert Koelmans
et al.
Asynchronous communication mechanisms using self-timed circuits2000
Dr Alex Bystrov
Professor David Kinniment
Professor Alex Yakovlev
Priority arbiters2000
Dr Nikolai Starodoubtsev
Dr Alex Bystrov
Professor Alex Yakovlev
Semi-modular latch chains for asynchronous circuit design2000
Agnes Madalinski
Dr Alex Bystrov
Professor Alex Yakovlev
Statistical Fairness of Ordered Arbiters2000
Dr Fei Xia
Professor Alex Yakovlev
Dr Alex Bystrov
Dr Albert Koelmans
Professor David Kinniment
et al.
An Asynchronous Communication Mechanism Using Self-timed Circuits1999
Dr Alex Bystrov
Professor Alex Yakovlev
Ordered arbiters1999
Dr Alex Bystrov
Professor David Kinniment
Professor Alex Yakovlev
Priority Arbiters1999
Dr Alex Bystrov
Testability and Test Compaction for Decision Diagram Circuits1999