Asynchronous FPGA Architecture with Distributed Control

  1. Lookup NU author(s)
  2. Dr Delong Shang
  3. Dr Fei Xia
  4. Professor Alex Yakovlev
Author(s)Shang D, Xia F, Yakovlev A
Publication type Conference Proceedings (inc. Abstract)
Conference Name2010 IEEE International Symposium on Circuits and Systems
Conference LocationParis, France
Year of Conference2010
Legacy Date30 May - 2 June 2010
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Asynchronous techniques have become more significant with continued scaling of VLSI technologies. This paper proposes an asynchronous FPGA architecture. Different from previous methods of introducing asynchrony into FPGAs, our method seeks to preserve the current FPGA cell structure as much as possible, whilst achieving delay insensitivity in the inter-cell interconnects. By using David Cells as the central technique in the delay insensitive clock replacement, this method is conducive to the establishment of an automatic design and synthesis flow. It also particularly caters for low power designs, where current FPGA solutions are not effective yet.
ActionsLink to this publication
Library holdingsSearch Newcastle University Library for this item