Impact of strain on the design of low-power high-speed circuits

  1. Lookup NU author(s)
  2. Dr Sanatan Chattopadhyay
  3. Professor Alex Yakovlev
Author(s)Ramakrishnan H, Maharatna K, Chattopadhyay S, Yakovlev A
Publication type Conference Proceedings (inc. Abstract)
Conference NameIEEE International Symposium on Circuits and Systems
Conference LocationNew Orleans, LA
Year of Conference2007
Source Publication Date27-30 May 2007
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
In this article, we explore the impact of strain on circuit performance when strained silicon (s-Si) devices are used for designing low-power high-speed circuits. Emphasis has been given on the evaluation of noise characteristics and low-power performance along with the delay characteristics under different channel straining conditions. An inverter circuit has been used for performance evaluation through simulation where the device simulator is calibrated with experimental device data. The result shows a great promise for s-Si technology in digital applications which require high throughput and low power.
ActionsLink to this publication
Library holdingsSearch Newcastle University Library for this item