On-chip structures for timing measurement and test

  1. Lookup NU author(s)
  2. Professor David Kinniment
  3. Dr Oleg Maevsky
  4. Dr Alex Bystrov
  5. Dr Gordon Russell
  6. Professor Alex Yakovlev
Author(s)Kinniment DJ, Maevsky OV, Bystrov A, Russell G, Yakovlev A
Editor(s)
Publication type Conference Proceedings (inc. Abstract)
Conference Name8th International Symposium on Asynchronous Circuits and Systems (ASYNC 2002)
Conference LocationManchester, UK
Year of Conference2002
Date8-11 April 2002
Volume
Pages190-197
ISBN0769515401
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
This paper describes the use of digitally set delay lines in conjunction with MUTEX time comparison circuits, to measure on-chip signal path timing differences to accuracies of better than 10ps. Three methods of time measurement are described. The first, which uses parallel MUTEXs with a tapped delay line, is analogous to a flash AID converter. The second one is similar to a successive approximation method. Both are fast, and efficient, but the second requires less hardware for a large number of bits. The third technique uses a MUTEX to amplify small time differences to a measurable size. Applications for these techniques include adaptive synchronization and input tests, such as data set-up time conditions that currently require the use of very expensive test hardware. We describe an on-chip method of testing these conditions, using uncorrelated signals whose statistics are known, and accurately selecting the conditions to be tested on-chip. (8 References).
PublisherIEEE Computer Society
URLhttp://dx.doi.org/10.1109/ASYNC.2002.1000309
DOI10.1109/ASYNC.2002.1000309
NotesLos Alamitos, CA, USA. Proceedings Eighth International Symposium on Asynchronous Circuits and Systems. Manchester, UK. IEEE Comput. Soc. Tech. Committee on VLSI. 8-11 April 2002.
ActionsLink to this publication
Library holdingsSearch Newcastle University Library for this item