Browse by author
Lookup NU author(s): Dr Paul EzhilchelvanORCiD
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Scaling in hardware integration process results in IC-process geometry reductions, lower operating voltages and increased clock speeds. This paper first surveys the reliability obstacles these developments give rise to and then points out that computing systems can no longer be safely assumed to fail only by crashing. Yet this assumption is at the core of primary-backup replication which the literature presents as the key strategy being used to achieve responsive fault-tolerance. The paper then argues that building computing nodes with announced crash failure mode is the way forward and presents the work carried out, both theoretical and practical, in this direction.
Author(s): Ezhilchelvan P
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: 11th IEEE International Symposium on Object Oriented Real-Time Distributed Computing (ISORC)
Year of Conference: 2008
Pages: 492-496
Publisher: IEEE Press
URL: http://dx.doi.org/10.1109/ISORC.2008.42
DOI: 10.1109/ISORC.2008.42
Library holdings: Search Newcastle University Library for this item
ISBN: 9780769531328
