Lookup NU author(s): Chenxi Ni,
Ziyad Al Tarawneh,
Dr Gordon Russell,
Dr Alex Bystrov
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
This paper describes the development of a cell library which can be used to efficiently predict the distribution of circuit delay and leakage power performance due to process variation effects. In developing the library a stepwise approach is adopted in which the effects of process variations on the design parameters of interest at the various levels of design abstraction are evaluated, that is from transistor through circuit to architectural level. A cell library is generated comprising functional blocks whose complexity ranges from a single gate up to several thousand gates. As a demonstration vehicle a 2-stage asynchronous micropipeline is simulated using the cell library to predict the subsequent delay and leakage power distributions. The experimental results show that the proposed method is much faster than the traditional statistical static delay/power analysis (SSTA/SPA) approaches by a factor of 50; the results are also compared with Monte Carlo simulation data for validation purposes, and show an acceptable error rate of within 5%. © Springer-Verlag Berlin Heidelberg 2013.
Author(s): Ni C, Al Tarawneh Z, Russell G, Bystrov A
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: PATMOS 2012 International Workshop on Power and Timing Modeling, Optimization and Simulation
Year of Conference: 2012
Library holdings: Search Newcastle University Library for this item
Series Title: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)