Lookup NU author(s): Dr Ming-Hung Weng,
Dr Hua Khee Chan,
Dr Alton Horsfall
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
© 2016 Trans Tech Publications, Switzerland. We demonstrate the influence of enhancing the dielectric film used to form the gate in complimentary MOS circuits, designed for high temperature operation. The data show that the characteristics of both n-MOS and p-MOS capacitors and transistors have degraded capacitance characteristics in terms of the trapped charge in the dielectric, although the interface state density is dictated by the underlying stub oxide, at around 5×1012 cm-2eV-1. The use of a deposited oxide also reduces the variability in the critical electric field in the oxide, whilst maintaining a value of approximately 10MV cm-1. The channel mobility extracted from n-and p-MOS transistors fabricated alongside the capacitors showed similar values, of approximately 3.8 cm2V-1s-1, which are limited by the high doping level in the epilayers used in this study.
Author(s): Weng MH, Idris MI, Chan HK, Murphy AE, Smith DA, Clark DT, Young RAR, Ramsay EP, Horsfall AB
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: 16th International Conference on Silicon Carbide and Related Materials (ICSCRM2015)
Year of Conference: 2015
Online publication date: 24/05/2016
Acceptance date: 03/01/2016
Publisher: Trans Tech Publications Ltd
Library holdings: Search Newcastle University Library for this item
Series Title: Materials Science Forum