Toggle Main Menu Toggle Search

Open Access padlockePrints

Formal Design and Verification of an Asynchronous SRAM Controller

Lookup NU author(s): Dr Victor Khomenko, Dr Andrey Mokhov, Dr Danil Sokolov, Professor Alex Yakovlev

Downloads


Licence

This is the authors' accepted manuscript of a conference proceedings (inc. abstract) that has been published in its final definitive form by IEEE Computing Society, 2017.

For re-use rights please refer to the publisher's terms and conditions.


Abstract

We propose a new design of an asynchronous speed-independent SRAM controller that is tolerant to variations in supply voltage and can trade off performance for power consumption. It uses the standard 6T memory cells and is more robust than a comparable speed-independent design in literature due to a delay-insensitive interface to bit-lines. Designing an asynchronous SRAM controller presents a fascinating challenge for the application of formal models: As there is no global clocking, the switching events are inherently partially ordered, with concurrency, sequencing and choice being inextricably intertwined. In contrast to previous designs, the proposed controller was systematically developed, synthesised, and formally verified.


Publication metadata

Author(s): Khomenko V, Mokhov A, Sokolov D, Yakovlev A

Editor(s): A. Legay and K. Schneider

Publication type: Conference Proceedings (inc. Abstract)

Publication status: Published

Conference Name: 17th International Conference on Application of Concurrency to System Design (ACSD 2017)

Year of Conference: 2017

Pages: 59-67

Print publication date: 13/11/2017

Acceptance date: 19/03/2017

Date deposited: 30/03/2017

Publisher: IEEE Computing Society

URL: https://doi.org/10.1109/ACSD.2017.12

DOI: 10.1109/ACSD.2017.12

Library holdings: Search Newcastle University Library for this item

ISBN: 9781538628676


Actions

Link to this publication


Share