Lookup NU author(s): Professor Alex Yakovlev
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Logic decomposition is A well-known problem in logic synthesis, but it poses new challenges when targeted to speed-independent circuits. The decomposition of A gate into smaller gates must preserve not only the functional correctness of A circuit but Also speed independence, i.e., hazard freedom under unbounded gate delays. This paper presents A new method for logic decomposition of speed-independent circuits that solves the problem in firo major steps: 1) logic decomposition of complex gates And 2) insertion of new signals that preserve hazard freedom. The method is shown to be more general than previous Approaches And its effectiveness is evaluated by experiments on A set of benchmarks. © 1999 IEEE.
Author(s): Kondratyev A, Cortadella J, Kishinevsky M, Lavagno L, Yakovlev A
Publication type: Article
Publication status: Published
Journal: Proceedings of the IEEE
Print publication date: 01/01/1999
ISSN (print): 0018-9219
ISSN (electronic): 1558-2256
Publisher: IEEE Computer Society
Altmetrics provided by Altmetric