Browse by author
Lookup NU author(s): Dr Danil Sokolov, Professor Alex Yakovlev
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Future embedded systems and systems-on-chip are going to be more asynchronous than current VLSI circuits, as predicted by the International Technology Roadmap on Semiconductors. The need for CAD tools for systems without global clocking is rapidly growing. To this end, recent research has been active in two main directions, one being globally asynchronous and locally synchronous systems and the other purely asynchronous or self-timed systems. The state of the art in the synthesis of self-timed circuits from high-level behavioural specifications is reviewed where the two main categories are syntax-driven synthesis and logic-driven synthesis. The primary focus is on the logic-driven approach, where the key role of an intermediate formal model is played by interpretations of Petri nets, such as signal transition graphs. Recent developments in the area of direct mapping and interactive logic synthesis from Petri net specifications are highlighted. A number of logic synthesis tools are compared by means of a simple and widely known example of the greatest common divisor alogrithm. © IEE, 2005.
Author(s): Sokolov D, Yakovlev A
Publication type: Article
Publication status: Published
Journal: IEE Proceedings: Computers and Digital Techniques
Year: 2005
Volume: 152
Issue: 3
Pages: 298-316
Print publication date: 01/05/2005
ISSN (print): 1350-2387
ISSN (electronic): 1751-861X
Publisher: The Institution of Engineering and Technology
URL: http://dx.doi.org/10.1049/ip-cdt:20045094
DOI: 10.1049/ip-cdt:20045094
Altmetrics provided by Altmetric
