Lookup NU author(s): Santosh Shedabale,
Dr Gordon Russell,
Professor Alex Yakovlev
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
This paper explores the impact of strain on circuit performance when strained silicon (s-Si) devices are used for designing low-power high-speed circuits. An inverter circuit has been used for performance evaluation through simulation. The result shows a great promise for s-Si technology in future generation digital applications which require high throughput and low power. The well known property of high current-drive of s-Si makes it very attractive for circuit applications. However, it exhibits high leakage current compared to conventional Si devices with similar dimensions and under similar operating conditions. To improve the sub-threshold performance (low-leakage) keeping the high-speed advantage of s-Si devices, a stacking method (transistors connected in series) is applied to the n-MOS path of the inverter. For a supply voltage of IV the s-Si stacked inverter shows around 12% improvement in terms of speed than the non-stacked Si inverter hence giving a huge advantage when s-Si is used in larger fan-out circuits. Stack factor is calculated which is a measure of a gate's applicability to use in low-power circuits. An amount of strain equivalent to 0.59% in the channel of transistors is found to the optimum strain for future digital applications. ©2008 IEEE.
Author(s): Ramakrishnan H, Shedabale S, Russell G, Yakovlev A
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: Proceedings - Electronic Components and Technology Conference
Year of Conference: 2008
Library holdings: Search Newcastle University Library for this item