ePrints

Security Evaluation of Balanced 1-of-n Circuits

Lookup NU author(s): Dr Frank Burns, Dr Alex Bystrov, Dr Albert Koelmans, Professor Alex Yakovlev

Downloads

Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Abstract

This paper describes a novel design-flow for securebalanced circuits and a new security metric. Cryptographiccircuit specifications are refined and passed to optimizationand mapping tools for mapping to a library of power-balancedcomponents. Logic optimization tools are then applied to generatesecure synchronous circuits for layout generation. The libraryconsists of novel mixed 1-of-2 and 1-of-4 components based onN-nary logic. This paper presents a technique for evaluating thesecurity of such circuits. A security metric is introduced whichis based on the common selection function that is widely used inDPA attacks. This is used to compare the security level for thedifferent kinds of circuits generated. The paper highlights whichcircuits are more secure and demonstrates a trade-off betweenefficiency and security.

Publication metadata

Author(s): Burns F, Bystrov A, Koelmans A, Yakovlev A

Publication type: Article

Publication status: Published

Journal: IEEE Transactions on VLSI Systems

Year: 2011

Volume: 19

Issue: 11

Pages: 2135-2139

Print publication date: 12/09/2011

ISSN (print): 1063-8210

ISSN (electronic): 1557-9999

Publisher: IEEE

URL: http://dx.doi.org/10.1109/TVLSI.2010.2064793

DOI: 10.1109/TVLSI.2010.2064793

Altmetrics

Share